Abstract:
A semiconductor memory device is provided which includes a dynamic random access memory including a memory cell array formed of dynamic random access memory cells; a cache memory formed at the same chip as the dynamic random access memory and configured to communicate with a processor or an external device; and a controller connected with the dynamic random access memory and the cache memory in the same chip and configured to control a dynamic random access function and a cache function.