公开(公告)号：US10804885B2

公开(公告)日：2020-10-13

申请号：US16654261

申请日：2019-10-16

Applicant: STMicroelectronics SA

Inventor： Sylvain Engels ,  Alain Aurand ,  Etienne Maurin

IPC: H03K3/00 ,  H03K3/356 ,  H01L27/02 ,  H03K3/3562 ,  H03K19/0948 ,  H01L23/528

Abstract: A standard cell layout for a data storage circuit includes a latch and an initialization circuit. Metallization levels over the standard cell layout support circuit interconnections. At least one metallization level is provided for metal programming of an initialization configuration of the data storage circuit. The at least one metallization level may have: a first wiring layout for interconnecting the initialization circuit to the latch for configuration programming of the data storage circuit as an initialization in reset device (assertion of an initialization signal causing the data storage circuit data output to be reset), or a second wiring layout for interconnecting the initialization circuit to the latch for configuration programming of the data storage circuit as an initialization in set device (assertion of the initialization signal causing the data storage circuit data output to be set).