THREE-DIMENSIONAL DYNAMIC RANDOM-ACCESS MEMORY (3D DRAM) GATE ALL-AROUND (GAA) DESIGN USING STACKED SI/SIGE

    公开(公告)号:WO2022226236A1

    公开(公告)日:2022-10-27

    申请号:PCT/US2022/025831

    申请日:2022-04-21

    Abstract: Methods of forming a three-dimensional dynamic random-access memory (3D DRAM) structure are provided herein. In some embodiments, a method of forming a 3D DRAM structure includes forming at least one wordline feature in a first stack comprising a plurality of crystalline silicon (c-Si) layers alternating with a plurality of crystalline silicon germanium (c-SiGe) layers, wherein the wordline feature comprises: vertically etching a first pattern of holes; filling the first pattern of holes with a silicon germanium fill; vertically etching a plurality of isolation slots through the first stack; filling the plurality of isolation slots with a dielectric material to form an isolation layer between the silicon germanium fill; etching the silicon germanium fill and the plurality of c-SiGe layers to form a plurality of gate silicon channels comprising portions of the plurality of c-Si layers; and depositing a layer of conductive material that wraps around the plurality of gate silicon channels.

Patent Agency Ranking