The invention discloses a signal delay circuit, comprising a capacitance load component. The component is provided with a first input end, a second input end and a third input end; wherein, the first input end receives a first signal; the second input receives a second signal which is an inversion signal of the first signal; and the third input end receives a control signal; wherein, the capacitance value of the capacitance load component is changed with the control signal.