利索-全球专利检索

  1. 登录
  2. 注册
实用新型
CN206833210U 基于FPGA实现锁相环的SVC控制系统 失效 - 权利终止

基于FPGA实现锁相环的SVC控制系统
摘要：
本实用新型公开了基于FPGA实现锁相环的SVC控制系统，包括：电压电流信号采集模块、FPGA控制模块、CPU处理模块、开入开出调理模块、RS485通信模块和电源模块；所述电压电流信号采集模块的输出端连接FPGA控制模块，所述FPGA控制模块与所述CPU处理模块连接；所述FPGA控制模块包括FPGA控制器、锁相控制器、FLASH存储器和DMA存储器；所述电压电流信号采集模块的输出端连接FPGA控制器，所述FPGA控制器与所述锁相控制器、FLASH存储器和DMA存储器连接，所述FPGA控制器的输出端连接CPU处理模块；所述CPU处理模块与开入开出调理模块连接，所述CPU处理模块与RS485通信模块连接，所述电源模块与电压电流信号采集模块、FPGA控制模块和CPU处理模块连接为其供电。(ESM)同样的发明创造已同日申请发明专利
摘要（英）：

The utility model discloses a SVC control system based on FPGA realizes phase -locked loop, include: conditioning module, RS485 communication module and power module are left to signal of voltage andcurrent collection module, FPGA control module, CPU processing module, division income, FPGA control module is connected to signal of voltage and current collection module's output, FPGA control module with CPU processing module connects, FPGA control module includes FPGA controller, phase locking controller, FLASH memory and DMA memory, the FPGA controller is connected to signal of voltage and current collection module's output, the FPGA controller with phase locking controller, FLASH memory and DMA memory are connected, CPU processing module is connected to the output of FPGA controller, CPUprocessing module leaves conditioning module with division income and is connected, CPU processing module and RS485 communication module are connected, power module and signal of voltage and currentcollection module, FPGA control module and CPU processing module are connected for its power supply.

0/0