发明授权
EP1360782B1 INTEGRATED MEMORY CONTROLLER CIRCUIT FOR FIBER OPTICS TRANSCEIVER
有权
整合速度快速发送器/EMPFÄNGERFÜRFASER
- 专利标题: INTEGRATED MEMORY CONTROLLER CIRCUIT FOR FIBER OPTICS TRANSCEIVER
- 专利标题(中): 整合速度快速发送器/EMPFÄNGERFÜRFASER
-
申请号: EP02704344.7申请日: 2002-02-04
-
公开(公告)号: EP1360782B1公开(公告)日: 2007-03-28
- 发明人: ARONSON, Lewis, B. , HOSKING, Lucy Grace
- 申请人: Finisar Corporation
- 申请人地址: 1389 Moffett Park Drive Sunnyvale, CA 9560-1133 CA
- 专利权人: Finisar Corporation
- 当前专利权人: Finisar Corporation
- 当前专利权人地址: 1389 Moffett Park Drive Sunnyvale, CA 9560-1133 CA
- 代理机构: Cross, Rupert Edward Blount
- 优先权: US777917 20010205
- 国际公布: WO2002063800 20020815
- 主分类号: H01S5/068
- IPC分类号: H01S5/068 ; H04B10/152 ; H01S5/042 ; H04B10/08 ; H04B10/28 ; G01M11/00
摘要:
A controller (110) for controlling a transceiver having a laser transmitter and a photodiode receiver. The controller includes memory (120, 122, 128) for storing information related to the transceiver, and analog to digital conversion circuitry (127) for receiving a plurality of analog signals from the laser transmitter and photodiode receiver, converting the received analog signals into digital values, and storing the digital values in predefined locations within the memory. Comparison logic (131) compares one or more of these digital values with limit values, generates flag values based on the comparisons, and stores the flag values in predefined locations within the memory. Control circuitry (123-1, 123-2) in the controller controls the operation of the laser transmitter in accordance with one or more values stored in the memory. A serial interface (121) is provided to enable a host device to read from and write to locations within the memory. Excluding a small number of binary input and output signals, all control and monitoring functions of the transceiver are mapped to unique memory mapped locations within the controller. A plurality of the control functions and a plurality of the monitoring functions of the controller are exercised by a host computer by accessing corresponding memory mapped locations within the controller.
公开/授权文献
信息查询