- 专利标题: SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
-
申请号: EP12822675.0申请日: 2012-06-14
-
公开(公告)号: EP2698817B1公开(公告)日: 2018-10-24
- 发明人: SOYANO, Shin
- 申请人: Fuji Electric Co., Ltd.
- 申请人地址: 1-1 Tanabeshinden Kawasaki-ku Kawasaki-shi Kanagawa 210-9530 JP
- 专利权人: Fuji Electric Co., Ltd.
- 当前专利权人: Fuji Electric Co., Ltd.
- 当前专利权人地址: 1-1 Tanabeshinden Kawasaki-ku Kawasaki-shi Kanagawa 210-9530 JP
- 代理机构: MERH-IP Matias Erny Reichl Hoffmann Patentanwälte PartG mbB
- 优先权: JP2011174540 20110810
- 国际公布: WO2013021726 20130214
- 主分类号: H01L21/60
- IPC分类号: H01L21/60 ; H01L25/07 ; H01L25/18 ; H01L23/34 ; H01L23/495 ; H01L23/498 ; H01L23/373
摘要:
Provided is a semiconductor device of improved reliability and ease of assembly associated with the downsizing thereof, in which a long shelf life of a solder joining a lead frame having a large current capacity and efficient release of heat from the lead frame can be achieved. In the semiconductor device, electronic components (23, 24) on an insulating substrate formed with a metal layer configuring a conductive pattern (12) are electrically connected to each other by a rectangular lead frame (22). In so doing, the lead frame (22) can correctly be positioned by inserting a wire member (27), which is disposed so as to bridge between the electronic components (23, 24), into an opening (21) formed to penetrate through the lead frame (22). Solder plates (28, 29) are sandwiched, respectively, between the electrode surfaces of the electronic components (23, 24) and joints (22a, 22b) of the lead frame (22), and are melted in a subsequent reflow step. The solder plates (28, 29) are provided with slits (28s, 29s) that are sized corresponding to the width of the opening (21) of the lead frame (22).
公开/授权文献
信息查询
IPC分类: