STATIC RANDOM ACCESS MEMORY WITH IMPROVED WRITE TIME AND REDUCED WRITE POWER
摘要:
A memory is provided in which the word line assertion during a write operation is delayed until the discharge of a dummy bit line is detected.
信息查询
0/0