SMS4 acceleration processors having round constant generation
Abstract:
A processing system includes a memory and a processing logic operatively coupled to the memory. The processing logic identifies one or more constant bits of an output bit sequence. The processing logic generates a plurality of variable bits of the output bit sequence. The processing logic produces the output bit sequence including the identified constant bits and the generated plurality of variable bits.
Public/Granted literature
Information query
Patent Agency Ranking
0/0