- 专利标题: Interconnects for semiconductor packages
-
申请号: US15476905申请日: 2017-03-31
-
公开(公告)号: US10163777B2公开(公告)日: 2018-12-25
- 发明人: Seok Ling Lim , Eng Huat Goh , Hoay Tien Teoh , Jenny Shio Yin Ong , Jia Yan Go , Jiun Hann Sir , Min Suet Lim
- 申请人: INTEL CORPORATION
- 申请人地址: unknown Santa Clara
- 专利权人: INTEL CORPORATION
- 当前专利权人: INTEL CORPORATION
- 当前专利权人地址: unknown Santa Clara
- 主分类号: H01L23/522
- IPC分类号: H01L23/522 ; H01L23/528 ; H01L23/043
摘要:
Interconnects for semiconductor packages are described. An apparatus may comprise a decoupling capacitor on a logic board, and a conductive interconnect element on the logic board, the conductive interconnect element to connect the decoupling capacitor on the logic board to a power conductor comprising a power pad of a semiconductor package, the conductive interconnect element at a different layer than a ground-potential layer of the logic board. Other embodiments are described and claimed.
公开/授权文献
- US20180286804A1 INTERCONNECTS FOR SEMICONDUCTOR PACKAGES 公开/授权日:2018-10-04
信息查询
IPC分类: