A circuit device includes a control circuit that operates on the basis of a master clock signal, and an interface circuit that includes a register unit and transmits data on the basis of an external clock signal which is input from an external device. In addition, the register unit takes up error information of the master clock signal on the basis of the external clock signal and stores the taken-up error information. The interface circuit transmits the data, including the error information stored in the register unit.