Adaptive multi-tier power distribution grids for integrated circuits
Abstract:
The place and route stage for a hard macro including a plurality of tiles is modified so that some of the tiles are assigned a more robust power-grid tier and so that others ones of the tiles are assigned a less robust power-grid tier.
Information query
Patent Agency Ranking
0/0