Invention Grant
- Patent Title: Input buffer circuit
-
Application No.: US16229214Application Date: 2018-12-21
-
Publication No.: US10339988B2Publication Date: 2019-07-02
- Inventor: Shuichi Tsukada
- Applicant: MICRON TECHNOLOGY, INC.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Dorsey & Whitney LLP
- Main IPC: G11C7/10
- IPC: G11C7/10 ; G11C7/06 ; G11C11/4093 ; G11C5/14 ; G11C7/02 ; G11C11/4074

Abstract:
Apparatuses for receiving an input signal in a semiconductor device are described. An example apparatus includes: a first amplifier that provides first and second intermediate voltages responsive to first and second input voltages; first and second voltage terminals; a circuit node; a first transistor coupled between the first voltage terminal and the circuit node and is turned on responsive to at least one of the first and second intermediate voltages; a second amplifier including first and second inverters, at least one of the first and second inverters being coupled between the circuit node and the second voltage terminal; and first and second output nodes, the first output node being coupled to an input node of the first inverter and an output node of the second inverter, and the second output node being coupled to an output node of the first inverter and an input node of the second inverter.
Public/Granted literature
- US20190115055A1 INPUT BUFFER CIRCUIT Public/Granted day:2019-04-18
Information query