Invention Grant
- Patent Title: High speed interconnect symbol stream forward error-correction
-
Application No.: US15089251Application Date: 2016-04-01
-
Publication No.: US10367605B2Publication Date: 2019-07-30
- Inventor: Nausheen Ansari , Ziv Kabiry , Gal Yedidia
- Applicant: INTEL CORPORATION
- Applicant Address: US CA Santa Clara
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: US CA Santa Clara
- Main IPC: H04L1/00
- IPC: H04L1/00 ; H03M5/14 ; H03M13/15 ; H03M13/29 ; H03M13/31

Abstract:
Disclosed herein are techniques to provide forward error correction for a high-speed interconnect symbol stream, such as, DisplayPort. The symbol stream may be split into FEC blocks and parity bits generated for each of the FEC blocks. The parity bits may be interleaved, encoded, and transmitted over an interconnect along with the symbol stream to provide forward error correction for the symbol stream.
Public/Granted literature
- US20170005675A1 HIGH SPEED INTERCONNECT SYMBOL STREAM FORWARD ERROR-CORRECTION Public/Granted day:2017-01-05
Information query