Molding for large panel fan-out package
Abstract:
The present disclosure relates to wafer level packages including one or more semiconductor dies and a method of manufacturing the same. A method comprises: providing a carrier having a predetermined area, disposing a semiconductor device on the predetermined area, and forming a sacrificial wall on a periphery of the predetermined area.
Public/Granted literature
Information query
Patent Agency Ranking
0/0