Logic-in-memory computations for non-volatile resistive random access memory (RAM) array
Abstract:
The present disclosure relates to a structure including a memory array circuit with a magnetic tunnel junction array and an inverter between at least two data magnetic tunnel junctions and configured to enable logic-in-memory computations.
Information query
Patent Agency Ranking
0/0