- 专利标题: Shift-buffer circuit, gate driving circuit, display panel and driving method
-
申请号: US15768948申请日: 2017-10-17
-
公开(公告)号: US10540938B2公开(公告)日: 2020-01-21
- 发明人: Jiha Kim , Seung Woo Han , Guangliang Shang , Xing Yao , Haoliang Zheng , Mingfu Han , Zhichong Wang , Lijun Yuan , Yun Sik Im , Jing Lv , Yinglong Huang , Xue Dong
- 申请人: BOE TECHNOLOGY GROUP CO., LTD.
- 申请人地址: CN Beijing
- 专利权人: BOE Technology Group Co., Ltd.
- 当前专利权人: BOE Technology Group Co., Ltd.
- 当前专利权人地址: CN Beijing
- 代理机构: Collard & Roe, P.C.
- 优先权: CN201710218273 20170405
- 国际申请: PCT/CN2017/106517 WO 20171017
- 国际公布: WO2018/184372 WO 20181011
- 主分类号: G09G3/36
- IPC分类号: G09G3/36 ; G11C19/28 ; G09G3/3266 ; G09G3/20 ; G11C19/18
摘要:
A shift-buffer circuit, a gate driving circuit, a display panel, a display device, and a driving method. The shift-buffer circuit includes: a shift register and a plurality of buffers connected with the shift register. The shift register includes a shift output terminal; the shift register is configured to output a shift output signal from the shift output terminal, in response to a shift clock signal; each of the buffers includes a buffer input terminal and a buffer output terminal, the buffer input terminal being connected with the shift output terminal; each of the buffers is configured to output a buffer output signal from the buffer output terminal, in response to a buffer clock signal.
公开/授权文献
信息查询
IPC分类: