Invention Grant
- Patent Title: Verifying equivalence of design latency
-
Application No.: US16001206Application Date: 2018-06-06
-
Publication No.: US10606979B1Publication Date: 2020-03-31
- Inventor: Shangzhi Sun , Bing Tian , Chaithanya Dudha
- Applicant: Xilinx, Inc.
- Applicant Address: US CA San Jose
- Assignee: XILINX, INC.
- Current Assignee: XILINX, INC.
- Current Assignee Address: US CA San Jose
- Agency: Cuenot, Forsythe & Kim, LLC
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
Verifying a circuit design may include, in response to modification of the circuit design involving at least one of inserting or removing a flip-flop, determining, using computer hardware, latency change values for pins of components of the circuit design, determining, using the computer hardware, total latency for the pins of the components of the circuit design based, at least in part, upon the latency change values, and comparing, using the computer hardware, total latency of the pins of the components of the circuit design. Verifying the circuit design may also include detecting, using the computer hardware, a latency error within the circuit design based upon the comparing and generating, using the computer hardware, a notification of the latency error in the circuit design, wherein the notification specifies a type of the latency error detected.
Information query