Invention Grant
- Patent Title: Method for forming semiconductor structure
-
Application No.: US15974664Application Date: 2018-05-08
-
Publication No.: US10685871B2Publication Date: 2020-06-16
- Inventor: Feng-Yi Chang , Fu-Che Lee
- Applicant: UNITED MICROELECTRONICS CORP. , Fujian Jinhua Integrated Circuit Co., Ltd.
- Applicant Address: TW Hsin-Chu CN Quanzhou, Fujian Province
- Assignee: UNITED MICROELECTRONICS CORP.,Fujian Jinhua Integrated Circuit Co., Ltd.
- Current Assignee: UNITED MICROELECTRONICS CORP.,Fujian Jinhua Integrated Circuit Co., Ltd.
- Current Assignee Address: TW Hsin-Chu CN Quanzhou, Fujian Province
- Agent Winston Hsu
- Priority: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@f47a401
- Main IPC: H01L21/306
- IPC: H01L21/306 ; H01L21/768 ; H01L21/311 ; H01L21/033

Abstract:
The present invention provides a method for fabricating a semiconductor structure. A multilayer structure on is formed a substrate, the multilayer structure includes at least a first dielectric layer, a second dielectric layer and an amorphous silicon layer, next, a first etching step is performed, to forma first recess in the amorphous silicon layer and in the second dielectric layer, parts of the first dielectric layer is exposed by the first recess, afterwards, a hard mask layer is formed in the first recess, a second etching step is then performed to remove the hard mask layer and to expose a surface of the first dielectric layer, and a third etching step is performed with the remaining hard mask layer, to remove a portion of the first dielectric layer, so as to form a second recess in the first dielectric layer.
Public/Granted literature
- US20190080959A1 METHOD FOR FORMING SEMICONDUCTOR STRUCTURE Public/Granted day:2019-03-14
Information query
IPC分类: