Package with vertical interconnect between carrier and clip
Abstract:
A package comprising a chip carrier, an electronic chip on the chip carrier, a clip on the electronic chip, an encapsulant at least partially encapsulating the electronic chip, and an electrically conductive vertical connection structure provided separately from the clip and electrically connecting the chip carrier with the clip.
Public/Granted literature
Information query
Patent Agency Ranking
0/0