A switching converter controller includes an on-time timer circuit coupled to a switch driver circuit. The on-time timer circuit includes an up/down counter with a clock input node. The on-time timer circuit also includes a latch with an input coupled to an external clock signal and with an output coupled to the clock input node. The on-time timer circuit also includes an on-time capacitor array with a control terminal coupled an output of the up/down counter.