- 专利标题: Memory system with single decoder, multiple memory sets and method for decoding multiple codewords from memory sets using the single decoder
-
申请号: US16788989申请日: 2020-02-12
-
公开(公告)号: US11087846B1公开(公告)日: 2021-08-10
- 发明人: Haobo Wang , Fan Zhang , Hui-Chun Wu , Jaeyoung Jang
- 申请人: SK hynix Inc.
- 申请人地址: KR Gyeonggi-do
- 专利权人: SK hynix Inc.
- 当前专利权人: SK hynix Inc.
- 当前专利权人地址: KR Gyeonggi-do
- 代理机构: IP & T Group LLP
- 主分类号: G11C16/08
- IPC分类号: G11C16/08 ; G11C16/32 ; G06F3/06 ; G06F11/10
摘要:
A memory system includes a memory device including memory sets and a controller including a decoder. The decoder receives multiple codewords from the memory sets and decodes the multiple codewords. The decoder determines an inter-set delay for a codeword of a select memory set. When the inter-set delay is greater than a maximum inter-set delay, the decoder determines a total decoding time based on an effective inter-set delay and an effective decoding time. The decoder outputs the decoded codeword at the end of the total decoding time.
公开/授权文献
信息查询