Invention Grant
- Patent Title: Partitioning TLB or cache allocation
-
Application No.: US16745019Application Date: 2020-01-16
-
Publication No.: US11243892B2Publication Date: 2022-02-08
- Inventor: Steven Douglas Krueger
- Applicant: ARM Limited
- Applicant Address: GB Cambridge
- Assignee: ARM Limited
- Current Assignee: ARM Limited
- Current Assignee Address: GB Cambridge
- Agency: Nixon & Vanderhye, P.C.
- Main IPC: G06F12/1045
- IPC: G06F12/1045 ; G06F12/109 ; G06F12/126 ; G06F12/1027 ; G06F12/084 ; G06F12/0842 ; G06F12/1036 ; G06F12/0875 ; G06F12/0891 ; G06F12/12

Abstract:
A request for data from a cache (TLB or data/instruction cache) specifies a partition identifier allocated to a software execution environment associated with the request. Allocation of data to the cache is controlled based on a set of configuration information selected based on the partition identifier specified by the request. For a TLB, this allows different allocation policies to be used for requests associated with different software execution environments. In one example, the cache allocation is controlled based on an allocation threshold specified by the selected set of configuration information, which limits the maximum number of cache entries allowed to be allocated with data associated with the corresponding partition identifier.
Public/Granted literature
- US20200151111A1 PARTITIONING TLB OR CACHE ALLOCATION Public/Granted day:2020-05-14
Information query
IPC分类: