- 专利标题: Three-dimensional memory device including a string selection line gate electrode having a silicide layer
-
申请号: US16842055申请日: 2020-04-07
-
公开(公告)号: US11374017B2公开(公告)日: 2022-06-28
- 发明人: Kohji Kanamori , Seogoo Kang , Jongseon Ahn , Jeehoon Han
- 申请人: SAMSUNG ELECTRONICS CO., LTD.
- 申请人地址: KR Suwon-si
- 专利权人: SAMSUNG ELECTRONICS CO., LTD.
- 当前专利权人: SAMSUNG ELECTRONICS CO., LTD.
- 当前专利权人地址: KR Suwon-si
- 代理机构: F. Chau & Associates, LLC
- 优先权: KR10-2019-0117285 20190924
- 主分类号: H01L27/1157
- IPC分类号: H01L27/1157 ; H01L27/11524 ; H01L27/11556 ; H01L27/11529 ; H01L27/11565 ; H01L27/11573 ; H01L29/49 ; H01L21/28 ; H01L27/11519 ; H01L27/11582
摘要:
A three-dimensional memory device is provided. The three-dimensional memory device may include a substrate, a cell stack, a string selection line gate electrode, a lower vertical channel structure, an upper vertical channel structure, and a bit line. The string selection line gate electrode may include a lower string selection line gate electrode and an upper string selection line gate electrode formed on an upper surface of the lower string selection line gate electrode. The lower string selection line gate electrode may include N-doped poly-crystalline silicon. The upper string selection line gate electrode may include silicide.
公开/授权文献
信息查询
IPC分类: