Refresh logic circuit layout having aggressor detector circuit sampling circuit and row hammer refresh control circuit
Abstract:
Embodiments of the disclosure are drawn to apparatuses, systems, and methods for providing refresh logic, such as row hammer refresh circuitry, in a location on a memory die apart from a bank logic region of the memory die. In some examples, at least some of the components of the row hammer refresh circuitry may be shared between banks of the memory.
Public/Granted literature
Information query
Patent Agency Ranking
0/0