Memory device with a clocking mechanism
Abstract:
A memory device includes a first data driver configured to send according to a first clock signal a first data to a first data port; a second data driver configured to send according to a second clock signal a second data to a second data port, wherein the second clock signal does not match the first clock signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0