Invention Grant
- Patent Title: Testing of comparators within a memory safety logic circuit using a fault enable generation circuit within the memory
-
Application No.: US17222119Application Date: 2021-04-05
-
Publication No.: US11742045B2Publication Date: 2023-08-29
- Inventor: Rohit Bhasin , Shishir Kumar , Tanmoy Roy , Deepak Kumar Bihani
- Applicant: STMicroelectronics International N.V.
- Applicant Address: CH Geneva
- Assignee: STMicroelectronics International N.V.
- Current Assignee: STMicroelectronics International N.V.
- Current Assignee Address: CH Geneva
- Agency: CROWE & DUNLEVY
- Main IPC: G11C29/38
- IPC: G11C29/38 ; G11C29/14

Abstract:
A decoder decodes a memory address and selectively drives a select line (such as a word line or mux line) of a memory. An encoding circuit encodes the data on select lines to generate an encoded address. The encoded address and the memory address are compared by a comparison circuit to generate a test result signal which is indicative of whether the decoder is operating properly. To test the comparison circuit for proper operation, a subset of an MBIST scan routine causes the encoded address to be blocked from the comparison circuit and a force signal to be applied in its place. A test signal from the scan routine and the force signal are then compared by the comparison circuit, with the test result signal generated from the comparison being indicative of whether the comparison circuit itself is operating properly.
Public/Granted literature
Information query