Concurrent access techniques utilizing wordlines with the same row address in single port memory
Abstract:
Various implementations described herein refer to a method for providing single port memory with multiple different banks having a first bank and a second bank that is different than the first bank. The method may include coupling multiple wordlines to the single port memory including coupling a first wordline to the first bank and coupling a second wordline to the second bank. The method may include performing multiple memory access operations concurrently in the single port memory.
Public/Granted literature
Information query
Patent Agency Ranking
0/0