- Patent Title: Slot/sub-slot prefetch architecture for multiple memory requestors
-
Application No.: US17384864Application Date: 2021-07-26
-
Publication No.: US11789872B2Publication Date: 2023-10-17
- Inventor: Kai Chirca , Joseph R. M. Zbiciak , Matthew D. Pierson
- Applicant: TEXAS INSTRUMENTS INCORPORATED
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Michael T. Gabrik; Frank D. Cimino
- Main IPC: G06F12/08
- IPC: G06F12/08 ; G06F12/0897 ; G06F12/0811 ; G06F12/0862 ; G06F12/0886 ; G06F9/38

Abstract:
A prefetch unit generates a prefetch address in response to an address associated with a memory read request received from the first or second cache. The prefetch unit includes a prefetch buffer that is arranged to store the prefetch address in an address buffer of a selected slot of the prefetch buffer, where each slot of the prefetch unit includes a buffer for storing a prefetch address, and two sub-slots. Each sub-slot includes a data buffer for storing data that is prefetched using the prefetch address stored in the slot, and one of the two sub-slots of the slot is selected in response to a portion of the generated prefetch address. Subsequent hits on the prefetcher result in returning prefetched data to the requestor in response to a subsequent memory read request received after the initial received memory read request.
Public/Granted literature
- US20210349827A1 SLOT/SUB-SLOT PREFETCH ARCHITECTURE FOR MULTIPLE MEMORY REQUESTORS Public/Granted day:2021-11-11
Information query