Systems and methods for implementing a scalable system
Abstract:
Multi-chip systems and structures for modular scaling are described. In some embodiments an interfacing bar is utilized to couple adjacent chips. For example, a communication bar may utilized to coupled logic chips, and memory bar may be utilized to couple multiple memory chips to a logic chip.
Public/Granted literature
Information query
Patent Agency Ranking
0/0