Methods and systems for verifying a property of an integrated circuit hardware design using a quiescent state
摘要:
Methods and systems for verifying a property of an integrated circuit hardware design. The method includes formally verifying, using a formal verification tool, that the property is true for the hardware design under a constraint that an instantiation of the hardware design transitions to a quiescent state at a symbolic time.
信息查询
0/0