Adaptable allocation of SRAM based on power
Abstract:
A technique for processing computer instructions is provided. The technique includes obtaining information for an instruction state memory entry for an instruction; identifying, for the instruction state memory entry, a slot in an instruction state memory having selectably powered rows and blocks, based on clustering criteria; and placing the instruction state memory entry into the identified slot.
Public/Granted literature
Information query
Patent Agency Ranking
0/0