Integrated circuit side-channel mitigation mechanism
Abstract:
An apparatus to facilitate mitigation of side-channel attacks in a computer system platform is disclosed. The apparatus comprises a cryptographic circuitry, including a plurality of crypto functional units (CFUs) to perform cryptographic algorithms; and jammer circuitry to generate noise to protect the plurality of CFUs from side-channel attacks.
Public/Granted literature
Information query
Patent Agency Ranking
0/0