Invention Grant
- Patent Title: Field effect transistor with disabled channels and method
-
Application No.: US17736036Application Date: 2022-05-03
-
Publication No.: US12191371B2Publication Date: 2025-01-07
- Inventor: Yu-Xuan Huang , Hou-Yu Chen , Jin Cai , Zhi-Chang Lin , Chih-Hao Wang
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsinchu
- Agency: Seed IP Law Group
- Main IPC: H01L29/423
- IPC: H01L29/423 ; H01L21/22 ; H01L29/06 ; H01L29/66

Abstract:
A device includes a vertical stack of semiconductor nanostructures, a gate structure, a first epitaxial region and a dielectric structure. The gate structure wraps around the semiconductor nanostructures. The first epitaxial region laterally abuts a first semiconductor nanostructure of the semiconductor nanostructures. The dielectric structure laterally abuts a second semiconductor nanostructure of the semiconductor nanostructures and vertically abuts the first epitaxial region.
Public/Granted literature
- US20230134741A1 FIELD EFFECT TRANSISTOR WITH DISABLED CHANNELS AND METHOD Public/Granted day:2023-05-04
Information query
IPC分类: