Invention Application
- Patent Title: Circuit package and method of plating the same
- Patent Title (中): 电路封装及其电镀方法
-
Application No.: US10674370Application Date: 2003-09-30
-
Publication No.: US20050077609A1Publication Date: 2005-04-14
- Inventor: Xiaowei Yao , Tam Nguyen , Marc Finot , Rickie Lake , Jeffrey Bennett , Robert Kohler
- Applicant: Xiaowei Yao , Tam Nguyen , Marc Finot , Rickie Lake , Jeffrey Bennett , Robert Kohler
- Main IPC: C25D5/02
- IPC: C25D5/02 ; H01L21/48 ; H01L23/10 ; H01L23/15 ; H01L23/36 ; H01L23/373 ; H01L23/498 ; H01L23/66 ; H05K1/03 ; H05K1/11 ; H05K3/24 ; H01L23/52 ; H01L21/44 ; H01L23/48 ; H01L29/40

Abstract:
A circuit package includes a base portion and a first metal pattern disposed on a substrate surface. Second and third metal patterns are disposed on another substrate surface, and electrically coupled to first and second vias. The third metal pattern forms a gap to electrically isolate it from the second metal pattern. A circuit package includes a substrate having an opening and a single heat sink positioned in the opening to expose top and bottom surfaces through top and bottom surfaces of the substrate. Selective plating includes applying first and second metal patterns to a substrate surface, creating a potential voltage difference between the first metal pattern and a metal source, and plating the first metal pattern by attracting a first metal type to the voltage potential of the first metal pattern. The voltage potential of the first metal pattern is less than the voltage potential of the metal source.
Public/Granted literature
- US07019394B2 Circuit package and method of plating the same Public/Granted day:2006-03-28
Information query