发明申请
US20050078526A1 Method of programming a non-volatile memory cell to eliminate or to minimize program deceleration 有权
编程非易失性存储单元以消除或最小化程序减速的方法

Method of programming a non-volatile memory cell to eliminate or to minimize program deceleration
摘要:
A method to eliminate program deceleration and to enhance the resistance to program disturbance of a non-volatile floating gate memory cell is disclosed. This method eliminates or minimizes the impact of the hole displacement current. This can be done, for example, by increasing the rise time of the high programming voltage applied to the high voltage terminal. Alternatively, the transistor of the non-volatile floating gate memory cell can be turned off until the voltage applied to the high voltage terminal has reached the programming voltage. This can be done, for example by delaying the voltage applied to either the low voltage terminal or to the control gate to turn on the transistor until the voltage at the high voltage terminal has past the ramp up voltage and has reached a level programming voltage.
信息查询
0/0