发明申请
- 专利标题: Semiconductor device and manufacturing method thereof
- 专利标题(中): 半导体装置及其制造方法
-
申请号: US11024225申请日: 2004-12-29
-
公开(公告)号: US20050167785A1公开(公告)日: 2005-08-04
- 发明人: Hisaaki Tominaga , Keita Odajima , Shigehito Matsumoto , Masamichi Yamamuro
- 申请人: Hisaaki Tominaga , Keita Odajima , Shigehito Matsumoto , Masamichi Yamamuro
- 申请人地址: JP Moriguchi-city
- 专利权人: Sanyo Electric Co., Ltd.
- 当前专利权人: Sanyo Electric Co., Ltd.
- 当前专利权人地址: JP Moriguchi-city
- 优先权: JP2004-022817 20040130
- 主分类号: H01L29/72
- IPC分类号: H01L29/72 ; H01L21/331 ; H01L29/08 ; H01L29/732 ; H01L29/00
摘要:
In a bipolar transistor, an SIC layer is provided right under a genuine base region in order to suppress the Kirk effect and improve fT characteristic by thinning the film of the genuine base region. The higher the concentration of impurities in the SIC layer, the bigger the effect. When the impurity concentration of the SIC layer is high, the VCEO deteriorates so that the fT characteristic improvement and the Kirk effect suppression are in a trade off relationship with the VCEO. A second SIC layer is provided right under the genuine base region and in contact therewith, and a first SIC layer with a higher impurity concentration than the second SIC layer is formed right under the second SIC layer. The first SIC layer narrows the collector width and suppresses the Kirk effect whereas, the second SIC layer makes it possible to improve fT characteristic by cutting a lower edge of the genuine base region. Two SIC layers having varying depths can be formed in one heat treatment by using in the first SIC layer impurities that have a larger diffusion coefficient than the impurities of the second SIC layer.
信息查询
IPC分类: