发明申请
US20050174138A1 Method, circuit and system for determining burn-in reliability from wafer level burn-in
有权
用于确定晶片级老化的老化可靠性的方法,电路和系统
- 专利标题: Method, circuit and system for determining burn-in reliability from wafer level burn-in
- 专利标题(中): 用于确定晶片级老化的老化可靠性的方法,电路和系统
-
申请号: US11065016申请日: 2005-02-24
-
公开(公告)号: US20050174138A1公开(公告)日: 2005-08-11
- 发明人: Kenneth Marr
- 申请人: Kenneth Marr
- 主分类号: G01R31/26
- IPC分类号: G01R31/26 ; G01R31/28 ; G01R31/3185 ; G11C29/00 ; G11C29/12 ; G11C29/44
摘要:
A method, circuit and system for determining burn-in reliability from wafer level burn-in are disclosed. The method according to the present invention includes recording the number of failures in each IC die in nonvolatile elements on-chip at points in time over the duration of wafer level burn-in testing. The number of failures in each IC die, along with their associated points in time, may be used to create burn-in reliability curves which are conventionally derived using other processes that may be less cost effective or not possible to effect with unpackaged IC dice. Circuits and systems associated with the method of the present invention are also disclosed.
公开/授权文献
- US07119568B2 Methods for wafer level burn-in 公开/授权日:2006-10-10
信息查询