发明申请
- 专利标题: MOS transistor with elevated source/drain structure
- 专利标题(中): 具有升高的源极/漏极结构的MOS晶体管
-
申请号: US11388868申请日: 2006-03-24
-
公开(公告)号: US20060163558A1公开(公告)日: 2006-07-27
- 发明人: Seung-hwan Lee , Moon-han Park , Hwa-sung Rhee , Ho Lee , Jae-yoon Yoo
- 申请人: Seung-hwan Lee , Moon-han Park , Hwa-sung Rhee , Ho Lee , Jae-yoon Yoo
- 专利权人: Samsung Electronics, Co., Ltd.
- 当前专利权人: Samsung Electronics, Co., Ltd.
- 优先权: KR03-30614 20030514
- 主分类号: H01L31/109
- IPC分类号: H01L31/109
摘要:
In a metal-oxide semiconductor (MOS) transistor with an elevated source/drain structure and in a method of fabricating the MOS transistor with the elevated source/drain structure using a selective epitaxy growth (SEG) process, a source/drain extension junction is formed after an epi-layer is formed, thereby preventing degradation of the source/drain junction region. In addition, the source/drain extension junction is partially overlapped by a lower portion of the gate layer, since two gate spacers are formed and two elevated source/drain layers are formed in accordance with the SEG process. This mitigates the short channel effect and reduces sheet resistance in the source/drain layers and the gate layer.
公开/授权文献
- US07368792B2 MOS transistor with elevated source/drain structure 公开/授权日:2008-05-06
信息查询
IPC分类: