发明申请
- 专利标题: TRANSCEIVER WITH LATENCY ALIGNMENT CIRCUITRY
- 专利标题(中): 具有延迟对准电路的收发器
-
申请号: US11465230申请日: 2006-08-17
-
公开(公告)号: US20070011426A1公开(公告)日: 2007-01-11
- 发明人: Kevin Donnelly , Mark Johnson , Chanh Tran , John Dillon , Nancy Dillon
- 申请人: Kevin Donnelly , Mark Johnson , Chanh Tran , John Dillon , Nancy Dillon
- 申请人地址: US CA Los Altos 94022
- 专利权人: Rambus Inc.
- 当前专利权人: Rambus Inc.
- 当前专利权人地址: US CA Los Altos 94022
- 主分类号: G06F13/00
- IPC分类号: G06F13/00
摘要:
In a transceiver system a first interface receives data from a first channel using a first clock signal and transmits data to the first channel using a second clock signal. A second interface receives data from a second channel using a third clock signal and transmits data to the second channel using a fourth clock signal. A re-timer re-times data received from the first channel using the first clock signal and retransmits the data to the second channel using the fourth clock signal.
公开/授权文献
- US08086812B2 Transceiver with latency alignment circuitry 公开/授权日:2011-12-27