Invention Application
- Patent Title: Active float for the dummy bit lines in FeRAM
- Patent Title (中): FeRAM中虚拟位线的主动浮点
-
Application No.: US11227936Application Date: 2005-09-15
-
Publication No.: US20070058413A1Publication Date: 2007-03-15
- Inventor: Sung-Wei Lin , Sudhir Madan
- Applicant: Sung-Wei Lin , Sudhir Madan
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Main IPC: G11C11/22
- IPC: G11C11/22

Abstract:
Methods are described for operating a FeRAM and other such memory devices in a manner that avoids over-voltage breakdown of the gate oxide in memory cells along dummy bit lines used at the edges of memory arrays, the methods comprising floating the dummy bit line during plate line pulsing activity. In one implementation of the present invention the method is applied to a FeRAM dummy cell having a plate line, a dummy bit line, a pass transistor, and a ferroelectric storage capacitor. The method comprises initially grounding the dummy bit line as a preferred pre-condition, however, this step may be considered an optional step if the storage node of the storage capacitor is otherwise grounded. The method then comprises floating the dummy bit line, activating a word line associated with the memory cell, and pulsing the plate line. Alternately, the method comprises applying a positive voltage bias to the dummy bit line in place of, or before floating the dummy bit line. The method may further optionally comprise grounding the dummy bit line after pulsing the plate line, and optionally disabling the word line after grounding the dummy bit line to precondition the cell for the next memory operation.
Public/Granted literature
- US07463504B2 Active float for the dummy bit lines in FeRAM Public/Granted day:2008-12-09
Information query