发明申请
US20070071154A1 Method and apparatus for detecting frequency lock in a system including a frequency synthesizer 失效
用于检测包括频率合成器的系统中的频率锁定的方法和装置

Method and apparatus for detecting frequency lock in a system including a frequency synthesizer
摘要:
A frequency synthesizer lock detection system is disclosed that distributes a frequency synthesizer output signal across a distribution network to one or more receptor circuits. The distribution network may exhibit delay and other distortion that may cause the downstream signal arriving at the receptor circuit to lose frequency lock with both the frequency synthesizer output signal and a reference clock signal that controls the frequency of the synthesizer output signal. The lock detection system tests the downstream signal to determine if the downstream signal exhibits a lock with respect to the reference clock that determines the operating frequency of the frequency synthesizer. In this manner, lock of the downstream signal to the reference clock signal may be accurately assessed in one embodiment.
信息查询
0/0