Invention Application
- Patent Title: Compensated output buffer for improving slew control rate
- Patent Title (中): 补偿输出缓冲器,用于提高转换控制率
-
Application No.: US12006091Application Date: 2007-12-28
-
Publication No.: US20090091358A1Publication Date: 2009-04-09
- Inventor: Vijender Singh Chauhan , Kallol Chatterjee , Paras Garg
- Applicant: Vijender Singh Chauhan , Kallol Chatterjee , Paras Garg
- Applicant Address: IN Uttar Pradesh
- Assignee: STMicroelectronics Pvt. Ltd.
- Current Assignee: STMicroelectronics Pvt. Ltd.
- Current Assignee Address: IN Uttar Pradesh
- Priority: IN2818/DEL/2006 20061228
- Main IPC: H03B1/00
- IPC: H03B1/00

Abstract:
The present invention provides a compensated output buffer circuit providing an improved slew rate control and a method for minimizing the variations in the current slew rate of the buffer over process, voltage and temperature (PVT) conditions. The output buffer circuit includes a split-gate compensated driver and a slew rate control circuit. Accordingly, a desired slew rate can be maintained with fewer variations over wide range of variations in PVT conditions. The slew rate control circuit consists of two separate slew rate control circuits called a pull-up PMOS driver and a pull-down NMOS driver. To minimize the variations in the slew rate, the rising and falling time of the pre-driver nodes are controlled by means of two current control networks, which are compensated against PVT variations by using separate NMOS and PMOS digital compensation codes. The compensation codes are provided by a compensation circuit, which sense the variation in PVT conditions and reflect these variations in the compensation codes.
Public/Granted literature
- US07902885B2 Compensated output buffer for improving slew control rate Public/Granted day:2011-03-08
Information query