Invention Application
US20140095909A1 MULTIPLE CLOCK DOMAIN CYCLE SKIPPING UTILIZING OPTIMAL MASKS TO MINIMIZE VOLTAGE NOISE 有权
多个时钟域周期使用最佳掩码来最小化电压噪声

MULTIPLE CLOCK DOMAIN CYCLE SKIPPING UTILIZING OPTIMAL MASKS TO MINIMIZE VOLTAGE NOISE
Abstract:
Implementations of the present disclosure involve an apparatus and/or method for providing one or more clock signals that include a skipped clock cycle to a portion of a computing system. The skipped cycle clock signals may be changed by the computing system during operation of the system by altering masks applied to a global clock signal. However, the flexibility to alter various skipped cycle clock signals may introduce noise or signal disruptions within the system. Thus, the present disclosure may also involve an apparatus and/or method for managing the altering of the clock cycle skipping masks to manage the voltage noise introduced into the system by the adjustment of the operating frequency of the portions of the system. In one embodiment, the method includes prioritizing or otherwise ordering the bits of the masks applied to the global clock signal to attempt to prevent similar bits from being altered simultaneously.
Information query
Patent Agency Ranking
0/0