发明申请
- 专利标题: METHOD AND APPARATUS FOR CALIBRATING DIGITAL BACKGROUND THROUGH CAPACITOR DIVISION AND SWAPPING FOR REDUCING CAPACITOR MISMATCH EFFECT OF ANALOG-TO-DIGITAL CONVERTER
- 专利标题(中): 用于通过电容器部分校准数字背景的方法和装置,用于减少模拟数字转换器的电容器误差效应
-
申请号: US14185950申请日: 2014-02-21
-
公开(公告)号: US20140232576A1公开(公告)日: 2014-08-21
- 发明人: Jae Yoon SIM , Hwa Suk Cho
- 申请人: POSTECH ACADEMY-INDUSTRY FOUNDATION
- 申请人地址: KR Pohang-si
- 专利权人: POSTECH ACADEMY-INDUSTRY FOUNDATION
- 当前专利权人: POSTECH ACADEMY-INDUSTRY FOUNDATION
- 当前专利权人地址: KR Pohang-si
- 优先权: KR10-2013-0018365 20130221
- 主分类号: H03M1/06
- IPC分类号: H03M1/06 ; H03M1/00
摘要:
A high-quality Analog to Digital Converter (ADC) is used to calibrate a difference attributable to a capacitor mismatch in a Digital to Analog Converter (DAC). The present invention is advantageous in that it can fabricate a low-power high-resolution ADC by calibrating an error attributable to a capacitor mismatch through a digital background calibration apparatus and method using a Successive Approximation Register (SAR).
公开/授权文献
信息查询