Invention Application
US20140317473A1 IMPLEMENTING ECC REDUNDANCY USING RECONFIGURABLE LOGIC BLOCKS 有权
使用可重构逻辑块实现ECC冗余

IMPLEMENTING ECC REDUNDANCY USING RECONFIGURABLE LOGIC BLOCKS
Abstract:
A method, system and computer program product are provided for implementing ECC (Error Correction Codes) redundancy using reconfigurable logic blocks in a computer system. When a fail is detected when reading from memory, it is determined if the incorrect data is in the data or the ECC component of the data. When incorrect data is found in the ECC component of the data, and an actionable threshold is not reached, a predetermined Reliability, Availability, and Serviceability (RAS) action is taken. When the actionable threshold is reached with incorrect data identified in the ECC component of the data, an analysis process is performed to determine if the ECC logic is faulty. When a fail in the ECC logic is detected, the identified ECC failed logic is replaced with a spare block of logic.
Public/Granted literature
Information query
Patent Agency Ranking
0/0