Invention Application
US20150280781A1 INTERFERENCE TESTING 有权
干扰测试

INTERFERENCE TESTING
Abstract:
In one example a controller comprises logic, at least partially including hardware logic, configured to implement a first iteration of an interference test on a communication interconnect comprising a victim lane and a first aggressor lane by generating a first set of pseudo-random patterns on the victim lane and the aggressor lane using a first seed and implement a second iteration of an interference test by advancing the seed on the first aggressor lane. Other examples may be described.
Public/Granted literature
Information query
Patent Agency Ranking
0/0