Invention Application
- Patent Title: Activity-Driven Capacitance Reduction to Reduce Dynamic Power Consumption in an Integrated Circuit
- Patent Title (中): 活动驱动的电容降低以降低集成电路中的动态功耗
-
Application No.: US14492923Application Date: 2014-09-22
-
Publication No.: US20160085900A1Publication Date: 2016-03-24
- Inventor: Amit Chandra , Karthik Rajagopal , Muthukumaravelu Velayoudame , Praveen Bhutani , Sunil Mehta
- Applicant: Apple Inc.
- Main IPC: G06F17/50
- IPC: G06F17/50

Abstract:
In an embodiment, a methodology for designing an integrated circuit that attempts to improve power efficiency is provided. The methodology includes simulating the design under one or more power stimuli, where the power stimuli are known to cause high power consumption (e.g. in previous designs of the integrated circuit, the power stimuli may have caused power consumption). A set of nets within the integrated circuit may be identified that have the highest activity in the simulation (e.g. the highest amount of switching). The methodology may include providing data to the routing tool that is to route the nets in the integrated circuit. The data may indicate constraints for the set of nets, to help reduce dynamic power on these nets. Power efficiency of the integrated circuit may be improved if the routing tool is able to honor the constraints.
Public/Granted literature
- US09292648B1 Activity-driven capacitance reduction to reduce dynamic power consumption in an integrated circuit Public/Granted day:2016-03-22
Information query