Invention Application
US20160259398A1 SYSTEMS AND METHODS FOR IMPLEMENTING POWER COLLAPSE IN A MEMORY 审中-公开
在存储器中实现功率收敛的系统和方法

SYSTEMS AND METHODS FOR IMPLEMENTING POWER COLLAPSE IN A MEMORY
Abstract:
A power management system for stack memory thread tasks according to some examples of the disclosure may include a non-collapsible memory region, a collapsible memory region configured below the non-collapsible memory region, a memory management unit in communication with the non-collapsible memory region and the collapsible memory region, the memory management unit operable to allocate a portion of the non-collapsible memory region and a portion of the collapsible memory region to a thread task upon initialization of the thread task and power down the portion of the collapsible memory region allocated to the thread task upon receiving a power down command.
Public/Granted literature
Information query
Patent Agency Ranking
0/0