DYNAMIC MEMORY PROTECTION
    1.
    发明申请

    公开(公告)号:US20190332306A1

    公开(公告)日:2019-10-31

    申请号:US15963668

    申请日:2018-04-26

    Abstract: Aspects of the present disclosure relate to protecting the contents of memory in an electronic device, and in particular to systems and methods for transferring data between memories of an electronic device in the presence of strong magnetic fields. In one embodiment, a method of protecting data in a memory in an electronic device includes storing data in a first memory in the electronic device; determining, via a magnetic sensor, a strength of an ambient magnetic field; comparing the strength of the ambient magnetic field to a threshold; transferring the data in the first memory to a second memory in the electronic device upon determining that the strength of the ambient magnetic field exceeds the threshold; and transferring the data from the second memory to the first memory upon determining that the strength of the ambient magnetic field no longer exceeds the threshold.

    ULTRA-LOW-POWER DESIGN MEMORY POWER REDUCTION SCHEME

    公开(公告)号:US20180067539A1

    公开(公告)日:2018-03-08

    申请号:US15255176

    申请日:2016-09-02

    Abstract: The disclosure generally relates to a memory power reduction scheme that can flexibly transition memory blocks among different power states to reduce power consumption (especially with respect to leakage power) in a manner that balances tradeoffs between reduced power consumption and performance impacts. For example, according to various aspects, individual memory blocks may be associated with an access-dependent age, whereby memory blocks that are not accessed may be periodically aged. As such, in response to the age associated with a memory block crossing an appropriate threshold, the memory block may be transitioned to a power state that generally consumes less leakage power and has a larger performance penalty. Furthermore, one or more performance-related criteria may be defined with certain memory blocks to prevent and/or automatically trigger a transition to another power state.

    CHOPPED MOTOR CONTROLLER
    5.
    发明申请

    公开(公告)号:US20170201196A1

    公开(公告)日:2017-07-13

    申请号:US14993890

    申请日:2016-01-12

    CPC classification number: H02P6/002 H02P6/08 H02P6/28

    Abstract: A hardware based motor controller may be used to generate chopped signals. The hardware based motor controller may decrease CPU bandwidth needed to perform functions related to motor control. In an aspect of the disclosure, a method and an apparatus are provided. The apparatus may be a motor controller for controlling a brushless motor. The motor controller may include a first carrier generator component for providing a first carrier. The motor controller may also include a first pulse generator component for providing a first pulse at a duty cycle. The first pulse generator component may be coupled to the first carrier generator component. Additionally, the first pulse generator may be configured to combine the first pulse with the first carrier to generate a first output pulse. Additionally, the first pulse generator may also be configured to output the first output pulse to drive a first leg of the brushless motor.

    SYSTEMS AND METHODS FOR IMPLEMENTING POWER COLLAPSE IN A MEMORY
    8.
    发明申请
    SYSTEMS AND METHODS FOR IMPLEMENTING POWER COLLAPSE IN A MEMORY 审中-公开
    在存储器中实现功率收敛的系统和方法

    公开(公告)号:US20160259398A1

    公开(公告)日:2016-09-08

    申请号:US14638185

    申请日:2015-03-04

    Abstract: A power management system for stack memory thread tasks according to some examples of the disclosure may include a non-collapsible memory region, a collapsible memory region configured below the non-collapsible memory region, a memory management unit in communication with the non-collapsible memory region and the collapsible memory region, the memory management unit operable to allocate a portion of the non-collapsible memory region and a portion of the collapsible memory region to a thread task upon initialization of the thread task and power down the portion of the collapsible memory region allocated to the thread task upon receiving a power down command.

    Abstract translation: 根据本公开的一些示例的用于堆栈存储器线程任务的电源管理系统可以包括非可折叠存储器区域,配置在不可折叠存储器区域下方的可折叠存储器区域,与非可折叠存储器通信的存储器管理单元 区域和可折叠存储器区域,所述存储器管理单元可操作以在所述线程任务初始化时将所述非可折叠存储器区域的一部分和所述可折叠存储器区域的一部分分配给线程任务,并且将所述可折叠存储器的所述部分断电 在接收掉电命令时分配给线程任务的区域。

    Wirelessly Connecting Mobile Devices and Wearable Devices
    9.
    发明申请
    Wirelessly Connecting Mobile Devices and Wearable Devices 有权
    无线连接移动设备和可穿戴设备

    公开(公告)号:US20150334657A1

    公开(公告)日:2015-11-19

    申请号:US14809349

    申请日:2015-07-27

    Abstract: The various aspects provide for wirelessly connecting mobile devices and wearable devices, which may enhance battery life and user experience. The embodiments may include a wearable device that may receive from a mobile device a request to wirelessly connect to the wearable device. The wearable device may establish with the mobile device a first wireless connection. The wearable device may recognize termination of the first wireless connection by the mobile device and send to the mobile device a second request to establish a second wireless connection. The wearable device may establish the second wireless connection between the mobile device and the wearable device.

    Abstract translation: 各种方面提供无线连接移动设备和可穿戴设备,这可以增强电池寿命和用户体验。 实施例可以包括可穿戴设备,其可以从移动设备接收无线连接到可穿戴设备的请求。 可穿戴设备可以与移动设备建立第一无线连接。 可穿戴设备可以识别移动设备终止第一无线连接,并向移动设备发送建立第二无线连接的第二请求。 可穿戴设备可以在移动设备和可穿戴设备之间建立第二无线连接。

Patent Agency Ranking